Bio-Accelerators: Bridging Biology and Silicon for General-Purpose Computing
نویسندگان
چکیده
As the historical trend of speed and energy efficiency improvements diminishes [2], radical departures from conventional approaches are becoming critical to improving the performance and energy efficiency of general-purpose processors. Inspired by biological nervous systems, neuromorphic computing delivers high performance within a very low power envelope. In fact, human brains can use only 20 Watts to carry out tasks which require a warehouse of processors to accomplish. Despite these advantages, neuromorphic computers are not easily programmable in the way that traditional von Neumann machines are. Furthermore, such models have inherent inaccuracy in their computation, which must be addressed by the programer. Towards reconciling these differences, our past research has focused on bridging neuromorphic and von Neumann computing models through intuitive programming models and architectural interfaces, while embracing the notion of approximate execution [3]. Of course, this work has only used artificial digital or analog neural networks. We seem to have forgotten the most powerful neural network of all — a biological neural network! We imagine a future technology in which computational neuroscience and computer architecture intersect, leading to a programming environment which offloads approximable regions of code onto the very brain of their users. In this framework, the biological nervous tissue becomes an accelerator for a code written in conventional programming languages. We refer to these accelerators as bio-accelerators, and explore their function, strengths and limitations.
منابع مشابه
GPGPU Accelerated Sparse Linear Solver for Fast Simulation of On-Chip Coupled Problems
Continued device scaling into the nanometer region has given rise to new effects that previously had negligible impact but now present greater challenges to designing successful mixed-signal silicon. Design efforts are further exacerbated by unprecedented computational resource requirements for accurate design simulation and verification. This paper presents a general purpose graphic processing...
متن کاملARAPrototyper: Enabling Rapid Prototyping and Evaluation for Accelerator-Rich Architectures
Compared to conventional general-purpose processors, accelerator-rich architectures (ARAs) can provide ordersof-magnitude performance and energy gains and are emerging as one of the most promising solutions in the age of dark silicon. However, many design issues related to the complex interaction between general-purpose cores, accelerators, customized on-chip interconnects, and memory systems r...
متن کاملFPGA Coprocessing Evolution: Sustained Performance Approaches Peak Performance
FPGA architecture allows for many algorithm implementations where the sustained performance is much closer to the device’s peak performance when compared to quad-core CPUs or GPGPUs. The strong benchmarking results from FPGA accelerators will continue to improve with appropriate focus on the silicon, arithmetic, and library foundations. As even the largest FPGAs currently consume less than 30W ...
متن کاملA taxonomy of accelerator architectures and their programming models
As the clock frequency of silicon chips is leveling off, the computer architecture community is looking for different solutions to continue application performance scaling. One such solution is the multicore approach, i.e., using multiple simple cores that enable higher performance than wide superscalar processors, provided that the workload can exploit the parallelism. Another emerging alterna...
متن کاملExtending the Performance of a DSP: JPEG2000 using C-to-Silicon TechnologyTM
This paper describes how to extend the performance of a highly energy efficient general purpose DSP by generating accelerators using C-level algorithm descriptions. The result is an equally energy efficient, economical implementation of that algorithm or algorithms.
متن کامل